Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
نویسندگان
چکیده
Automatic Test Pattern Generation (ATPG) based on Boolean Satisfiability (SAT) is a robust alternative to classical structural ATPG. Due to the powerful reasoning engines of modern SAT solvers, SAT-based algorithms typically provide a high test coverage because of the ability to reliably classify hardto-detect faults. However, a weak point of SAT-based ATPG is the test compaction ability. In this paper, we propose a new methodology which combines the classical SAT-based ATPG formulation with additional fault detection constraints resulting in a pseudoBoolean optimization problem. This leads to an increasing test compaction ability of SAT-based ATPG. Experiments show that the resulting test set generated by pure SAT-based ATPG without any test compaction techniques can significantly be decreased by up to 49%.
منابع مشابه
A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
Due to the rising performance and decreasing feature sizes of today’s designs, the likelihood of delay defects increases. Therefore, transition fault testing is widely used to ensure that the delivered chips are free of fabrication defects. Due to the use of scan testing, the switching activity in the Circuit Under Test (CUT) is typically several times higher than during normal functional opera...
متن کاملImproving a GA-based ATPG for Sequential Circuits by Exploiting Dynamically Generated "Essential Sequences"
This paper presents an algorithm that compacts the Test Sequences generated by a GA-based ATPG program for sequential circuits. In this algorithm, from a set of test sequences, a properly selected subset of sequences is reordered and combined without reducing the number of detected faults. By introducing the metric of fault density sequence selection is guided towards sequences that have higher...
متن کاملImplementation of Compaction Algorithm for Atpg Generated Partially Specified Test Data
In this paper the ATPG is implemented using C++. This ATPG is based on fault equivalence concept in which the number of faults gets reduced before compaction method. This ATPG uses the line justification and error propagation to find the test vectors for reduced fault set with the aid of controllability and observability. Single stuck at fault model is considered. The programs are developed for...
متن کاملEfficiency and applications of SAT-based test pattern generation: complex fault models and optimisation problems
Modern technologies have enabled the semiconductor industry to enter a new era of integrated-circuit manufacturing. Modern ICs are not only smaller and signi cantly more high-performing than they used to be only a few years ago; they are also considerably more energy-e cient thanks to the use of new materials with convenient electric properties. However, the use of new materials is also making ...
متن کاملBoolean Techniques in Testing of Digital Circuits
Currently, Very Large Scale Integrated (VLSI) circuits and the resulting digital systems are widely used in almost all areas of human’s life. To ensure the validity of these systems, error-free VLSI circuits are becoming more and more important. With the increasing complexity of VLSI circuits, the cost for the test on VLSI circuits has risen dramatically. So it is necessary to reduce the cost o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012